




Athlon BTAC Integrated into Instruction Cache




300

Processor Pipeline Stages









BTAC Entry

602




Speculative Branching Operation

F1G. 9



Target Address Selection Example



<u>Detection and Correction of</u> <u>Speculative Branch Misprediction</u>

## FIG. 11

Previous Code Sequence:

0x00000010 JMP 0x00001234

٠..

Current Code Sequence:

0x00000010 ADD ;address 0x00000010 hits in BTAC generating a TA value of 0x00001234

. . .

0x00001234 SUB 0x00001236 INC

| clock → | 1   | 2   | 3   | 4   | 5   | 6 | 7   |
|---------|-----|-----|-----|-----|-----|---|-----|
| I-stage | ADD | X   | X   | SUB | INC | X | ADD |
| B-stage |     | ADD | X   | X   | SUB | Х | X   |
| U-stage |     |     | ADD | X   | X   | X | X   |
| V-stage |     |     |     | ADD | X   | Х | X   |
| F-stage |     |     |     |     | ADD | X | X   |

Cycle 1 = BTAC and I-cache access cycle

Cycle 4 = speculative branch cycle


Cycle 5 = speculative branch error detection cycle


Cycle 6 = BTAC invalidate cycle

Cycle 7 = speculative branch error correction cycle


FIG. 12

Hybrid Speculative Branch Direction Predictor







Selective Override of BTAC Prediction Operation




BTAC A/B Replacement Apparatus






A/B Entry Replacement Method (Alt. Embodiment)

FIG. 18



BTAC A/B Replacement Apparatus (Alt. Embodiment)



BTAC A/B/C Replacement Apparatus